

ol. XVI Issue IV April 2024

# Simulation and Analysis of 13-Levels K-Type Multilevel Inverter

# Priyanshu Sahu<sup>1</sup>, Namrata Sant<sup>2</sup> and Vinay Pathak<sup>3</sup> Department of Electrical & Electronics Engineering, BIT Bhopal<sup>1,2,3</sup> santnamrata82@gmail.coms<sup>2</sup>

#### Abstract

This paper presents a new reconfiguration module for asymmetrical multilevel inverters in which the capacitors are used as the dc links to create the levels for staircase waveforms. This configuration of the multi- level converter makes a reduction in dc sources. On the other hand, it is possible to generate 13 levels with lower dc sources. The proposed module of the multilevel inverter generates 13 levels with two unequal dc sources (2VDC and 1VDC ). It also involves two chargeable capacitors and 14 semiconductor switches. The capacitors are selfcharging without any extra circuit. The lower number of components makes it desirable to be used in wide range of applications. The module is schematized as two back-toback T-type inverters and some other switches around it. Also, it can be connected as a cascade modular which leads to a modular topology with more voltage levels at higher voltages. The proposed module makes the inherent creation of the negative voltage levels without any additional circuit (such as H- bridge circuit). Nearest level control switching modulation scheme is applied to achieve high-quality sinusoidal output voltage. Simulations are executed in MATLAB/Simulink and a prototype is implemented in the power electronics laboratory in which the simulation and experimental results show a good performance

**Keywords:** *Capacitor Voltage balancing, Asymmetric, capacitors, multilevel inverter, nearest level control switching, power electronics, self-charging.* 

# **1. Introduction**

Multilevel inverters (MLIs) have been providing the reliable and high-quality voltage source converters to connect the dc power systems to the ac power systems. MLIs with different configurations are one of the interesting devices in the power electronics area. The verity of configuration spreads them as a wide range application in power system, recently. The abilities of MLIs in medium/high power applications against two levels inverters make them leading converters in photovoltaic systems [1], HVdc for transmission line [2], [3], wind, turbine [4], active power filer [5], drives systems [6], [7], electrical vehicle [8], and power grid [9]. MLIs have high resolution on the output voltage and low

harmonic components because of a high number of output levels. They also have low stress on switches, modularity, and scalability due to cascade connection ability. Multilevel converters are introduced into neutral point clamped (NPC) [10], flying capacitor (FC) [11], and cascade H-bridge (CHB) [12]. Unbalanced dc links and high stress on switches are the disadvantages of NPC and FC, also including huge capacitors. Therefore, CHB types are focused by re- searchers, and reduced numbers of components are targeted in the configuration of CHB topologies. This kind of topologies are comparable from different aspects such as the number of levels, the number of dc sources, the number of semiconductors, total standing voltage (TSV), the inherent creating of negative levels, etc.; some reviewing studies are presented in [13]-[16] for last decade topologies. A dc source generates one level by two switches in [17] and makes one module, together. The module can be connected in series to create more levels. On the other side, all levels are positive levels then it needs an additional circuit to create negative levels. H-bridge is added to the series modules in [18] for staircase sinusoidal waveform (negative and positive halfcycles). The semiconductors in H-bridge circuits, which create negative voltage levels, tolerate high switching stress. Generally, MLIs arrange different connections of semi- conductor switches to synthesize several small voltage steps to form a staircase output waveform. Using lower components to produce higher output voltage levels is one of the important issues in the configuration of MLIs. Applying unequal dc links is the best method to achieve this issue. Asymmetric multilevel inverters with unequal dc links present a new type of configuration, which reduces the number of components along with higher output voltage levels. Modules are designed based on adding or subtracting of dc links by power electronics semiconductors. On another side, the stress on switches should be considered in asymmetric multilevel inverters due to unequal dc sources. The stress on switches is introduced with TSV, which is a total highest voltage of each switch in off mood. Gupta and Jain [19], and Kangarlu and Babaei [20] introduced crossing switches for opposite polarity of dc links to generate more levels and dividing of stress on switches. Extended H-bridge with different amount of dc links is presented in [21] and [22]. Higher levels in theses topologies are along with stress on switches that need higher rate semiconductor. Hybrid-type

Engineering Universe for Scientific Research and Management



ISSN (Online): 2319-3069

Vol. XVI Issue IV April 2024

topologies are proposed as another type of MLIs in [23]. Samadaei et al. [24], [25] introduced modules with low semiconductors with inherent negative.

# 2. Circuit Configuration and its Operation

The circuit diagram of the three-phase MMC shown in Fig.1 shows a general conceptual diagram of multilevel inverters. A suitable designing of power converter can achieve maximum output levels from two dc sources. It is possible to use capacitors to create some extra dc links to get more levels than expected. In this kind of configuration, the charging path of capacitors should be provided in addition to the output levels paths. It would be interesting to not use an additional circuit for the charging of capacitors.



Fig. 1 Basic cell of single-phase K-type multilevel inverter

# 3. Circuit Model and its Working Principal

There are two dc sources with different amounts as 1VDC and 2VDC. Using unequal dc sources for asymmetric multilevel inverters product different number of output voltage levels by fewer semiconductors and lower harmonic components as well. It would be better to create two extra dc links with capacitors. In total, it gives four dc links. Fig.2 introduces the proposed module with a new component arrangement including 14 switches (8 unidirectional switches and 3 bidirectional switches), 14 diodes, and two unequal dc source, and two capacitors. This configuration generates six positive levels, six negative levels, and zero level (13 levels totally). The shape of the proposed topology is similar to Kite and it is named "K-Type" (Kite Type).



Fig. 2 Generalized single-phase K-Type MLI module

The main concept of this circuit is creating different paths from different sides of a dc link to be connected to other dc links to create negative levels in order to remove Hbridge. It is noticeable that the dc source with 1VDC charges the capacitor with 1VDC, and the dc source with 2VDC charges the capacitor with 2VDC without any additional circuit. Fig.3 and Table.1 show switching patterns of the output levels in the proposed structure. The designing of the module and their switching paths are selected smartly in such a way that there are no positive poles of dc links on the anode side of diode to conduct. In addition, Figure 3.3 depicts the switching paths does not form any close loop for dc links. Thus, diodes polarity and bidirectional switches guarantee that for suppressing of switches short-circuiting will be not occurred in the module.



Engineering Universe for Scientific Research and Management ISSN (Online): 2319-3069 Vol. XVI Issue IV

April 2024







Fig. 3 Different Switching Modes

Table 3.1 indicates switch modes in each levels. Also there are redundant paths for some levels from other dc links. Switch  $(S_1, S_7)$ ,  $(S_3, S_8)$ , and  $(S_5, S_9)$  cannot be turned ON at the same time to prevent the short circuit between two dc sources. Number of switches turning on per one cycle for each switch is shown in the last row of Table 3.1. Fig. 3 shows the schematic output voltage of the proposed inverter with the associated pulse pattern in one cycle of fundamental voltage. As shown in Fig. 3, switches  $S_2$ ,  $S_3$ , S4, and S8 are turned ON in low frequency, which reduces switching losses. Other switches also operate in a reasonable switching frequency. It also shows employed dc sources and capacitors for each level. Capacitors as the dc links are used in levels 4<sup>th</sup>, 5<sup>th</sup>, and 6<sup>th</sup>. Consequently, two unequal dc sources with the proposed module create the 13-levels module for multilevel inverters.

Table. 1 Switching Modes of 13-level Asymmetric K-Type Configuration

O/P	$S_1$	$S_2$	<b>S</b> <sub>3</sub>	$S_4$	<b>S</b> <sub>5</sub>	<b>S</b> <sub>6</sub>	<b>S</b> <sub>7</sub>	$S_8$	<b>S</b> <sub>9</sub>	$\mathbf{S}_{10}$	<b>S</b> <sub>11</sub>
$+6V_{DC}$	1	0	0	1	1	0	0	0	0	1	1
$+5V_{DC}$	0	0	0	1	1	0	1	0	0	1	1
$+4V_{DC}$	1	0	0	1	0	0	0	0	1	1	1
$+3V_{DC}$	1	0	0	0	1	0	0	1	0	0	0
$+2V_{DC}$	0	0	0	0	1	0	1	1	0	0	0
$+V_{DC}$	1	0	0	0	0	0	0	1	1	0	0
-V <sub>DC</sub>	0	0	1	0	1	0	1	0	0	0	0
-2V <sub>DC</sub>	1	0	1	0	0	0	0	0	1	0	0
-3V <sub>DC</sub>	0	0	1	0	0	0	1	0	1	0	0
-4V <sub>DC</sub>	0	0	1	0	0	1	1	0	0	0	1
-5V <sub>DC</sub>	0	1	1	0	0	0	0	0	1	1	0
-6V <sub>DC</sub>	0	1	1	0	0	1	0	0	0	1	1

#### 4. Simulation Results

The proposed multilevel inverter is simulated by MATLAB/SIMULINK to examine the performance of the proposed module. The simulation parameters are illustrated in Table 2. Fig. 4 (a) shows the output voltage of 13-levels for the proposed multilevel inverter with switching technique NLC. Each level  $(V_{DC})$  is 10 V to create 50 Hz sinusoidal waveform. Fig.4(b) also illustrates harmonics spectrums that validate each harmonic order is in low range. THD% is calculated as 3.87% by FFT analysis for waveform of Fig.4(a), which satisfied IEEE519 (THD%  $\leq$  8% and each order  $\leq$ 5%). The proposed K-type topology load current waveform in an asymmetric configuration is shown in Fig.5. Fig. 6 illustrates the voltage across capacitors ( $C_{L1}$  and  $C_{L2}$ ) in an asymmetric configuration. Similarly, Fig. 7 shows the voltage across capacitors ( $C_{R1}$  and  $C_{R2}$ ) in an asymmetric configuration.



Engineering Universe for Scientific Research and Management ISSN (Online): 2319-3069 Vol. XVI Issue IV

April 2024

 Table 4.1 Simulation Parameters

Parameters	Ratings
Rated DC	$V_{DC1} = 12V \& V_{DC2} = 24V$
voltage	
Capacitors	$C_1 = C_2 = 2200 \mu F$
Modulation	$m_a = 0.85$
index	
Load value	R=20 Ω, L= 20 mH
Modulating	$f_m = 50 \text{ Hz}$
wave frequency	
Switching	$f_s = 3150 \text{ kHz}$
frequency	





Fig. 5 Load current of proposed K-type topology



Fig. 6 Voltage across capacitors (CL1 and CL2)





## **5.** Conclusion

This paper introduced one module for asymmetrical multilevel inverter to produce 13 levels by two dc sources. The proposed multilevel is designed based on two back-toback T-Type modules with some switches around them. The proposed module is named K-Type. The configuration of K-type provides two extra dc links by capacitors (as the virtual dc supply) to achieve more levels to create staircase waveform. The module needs lower components including 2 dc sources, 2 capacitors, and 14 semiconductors. It can be used in power applications with unequal dc sources (with ratio 1:2). It can also be easily modularized in two strategies in cascade arrangements to form high-voltage outputs with low stress on semiconductors and lowering the number of devices. This ability can be used in some special applications such as solar farm along with a lot of dc sources. DC sources can also have different voltage amplitudes. In the conventional methods, one inverter for each dc resources should be considered and fix the output voltage with the same amplitude. It increases the complexity and losses from this aspect, but in asymmetrical multilevel converters, it is possible to combine some dc resources together and generate a unique ac output. It reduces the number of separated inverter, components, losses, etc.



## References

- A. Lesnicar, and R. Marquardt, "An innovative modular multilevel converter topology suitable for a wide power range," IEEE Bologna Power Tech Conference Proceedings, 2003.
- [2] S. Essakiappan, H. S. Krishnamoorthy, P. Enjeti, R. S. Balog, and S. Ahmed, "Multilevel medium-frequency link inverter for utility scale photovoltaic integration," IEEE Trans. Power Electron., vol. 30, no. 7, pp. 3674–3684, Jul. 2015.
- [3] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, "Modular mul- tilevel converters for HVDC applications: Review on converter cells and functionalities," IEEE Trans. Power Electron., vol. 30, no. 1, pp. 18–36, Jan. 2015.
- [4] I. A. Gowaid, G. P. Adam, A. M. Massoud, S. Ahmed, and B. W. Williams, "Hybrid and modular multilevel converter designs for isolated HVDC– DC converters," IEEE J. Emerg. Sel. Topics Power Electron., vol. 6, no. 1, pp. 188–202, Mar. 2018.
- [5] X. Yuan, "A set of multilevel modular mediumvoltage high power con- verters for 10-MW wind turbines," IEEE Trans. Sustain. Energy, vol. 5, no. 2, pp. 524–534, Apr. 2014.
- [6] D. Ahmadi and J. Wang, "Online selective harmonic compensation and power generation with distributed energy resources," IEEE Trans. Power Electron., vol. 29, no. 7, pp. 3738–3747, Jul. 2014.
- [7] J. Mathew, P. P. Rajeevan, K. Mathew, N. A. Azeez, and K. Gopakumar, "A multilevel inverter scheme with dodecagonal voltage space vectors based on flying capacitor topology for induction motor drives," IEEE Trans. Power Electron., vol. 28, no. 1, pp. 516–525, Jan. 2013.
- [8] V. N. R, A. R. S, S. Pramanick, K. Gopakumar, and L. G. Franquelo, "Novel symmetric six-phase induction motor drive using stacked multi- level inverters with a single DC link and neutral point voltage balancing," IEEE Trans. Ind. Electron., vol. 64, no. 4, pp. 2663–2670, Apr. 2017.
- [9] Z. Zheng, K. Wang, L. Xu, and Y. Li, "A hybrid cascaded multilevel converter for battery energy management applied in electric vehicles," IEEE Trans. Ind. Electron., vol. 29, no. 7, pp. 3537–3546, Jul. 2014.
- [10] L. K. Haw, M. S. A. Dahidah, and H. A. F. Almurib, "A new reac- tive current reference algorithm for the STATCOM system based on cascaded multilevel inverters," IEEE Trans. Power Electron., vol. 30, no. 7, pp. 3577–3588, Jul. 2015.

- [11] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," IEEE Trans. Ind. Appl., vol. IA-17, no. 5, pp. 518–523, Sep./Oct. 1981.
- [12] T. A. Meynard and H. Foch, "Multi-level choppers for high voltage appli- cations," in Proc. Eur. Conf. Power Electron. Appl., 1992, vol. 2, pp. 45–50.
- [13] F. Z. Peng, J.-S. Lai, J. W. McKeever, and J. Van Coevering, "A multi- level voltage source inverter with separate DC sources for static VAR generation," IEEE Trans. Ind. Appl., vol. 32, no. 5, pp. 1130–1138, Sep./Oct. 1996.
- [14] F. Zare, Power Electronics Education Electronic-Book. Brisbane, Qld., Australia: School Eng. Syst., Queensland Univ. Technol., 2008.
- [15] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: A review," IEEE Trans. Power Electron., vol. 31, no. 1, pp. 135–151, Jan. 2016.
- [16] S. Debnath, J. Qin, B. Bahrani, M. Saeedifard, and P. Barbosa, "Operation, control, and applications of the modular multilevel converter: A review," IEEE Trans. Power Electron., vol. 30, no. 1, pp. 37–53, Jan. 2015.
- [17] J. Venkataramanaiah, Y. Suresh, and A. K. Panda, "A review on symmet- ric, asymmetric, hybrid and single DC sources based multilevel inverter topologies," Renewable Sustain. Energy Rev., vol. 76, pp. 788–812, 2017.
- [18] E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches," J. Energy Convers. Manage., vol. 50, no. 11, pp. 2761–2767, Nov. 2009.
- [19] E. Babaei, M. F. Kangarlu, and M. Sabahi, "Extended multilevel convert- ers: An attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters," IET Power Electron., vol. 7, no. 1, pp. 157–166, Jan. 2014.
- [20] K. K. Gupta and S. Jain, "Topology for multilevel inverters to attain maximum number of levels from given DC sources," IET Power Electron., vol. 5, no. 4, pp. 435–446, Apr. 2012.
- [21] M. F. Kangarlu and E. Babaei, "Cross-switched multilevel inverter: an innovative topology," IET Power Electron., vol. 6, no. 4, pp. 642–651, 2013.